





초미세 공정 한계 극복을 위한 반도체 공정 기술 개발의 최신 동향 및 미래 Latest Trends and Future of Semiconductor Process Technology Development for Overcoming the Limits of Ultra-Fine Processes

발표자: 정기창
장소: 전남대학교
일시: 2026년 5월 14일



A close-up photograph of a microchip with a grid of gold-colored pins and several small, dark, rectangular components mounted on its surface.

CONTENTS

- 01 | 약력
- 02 | 회사소개
- 03 | 업무소개
- 04 | 연구 (회사)
- 05 | 잡담 및 질문

Kichang Jung



Education

- 전남대학교 공과대학 응용화학공학부 학사 (2011년)
- 전남대학교 공과대학 신화학소재공학과 석사 (2013년)




Research topic: GaN기반 LED 구조 개선을 통한 광 효율 개선 및 a-plane 결정을 갖는 GaN을 이용한 efficiency droop 문제해결

- University of California, Riverside PhD (2019년) 

Research topic: Cu₂O photocathode with faster charge transfer by fully reacted Cu seed layer to enhance performance of hydrogen evolution in solar wafer splitting applications.

Experience

- 한국광기술원 학생연구원 (2010-2012년)
- 한국광기술원 위촉연구원 (2014년)
- Technology development process Engineer (2020-present)





- Intel Corporation
- Semiconductor manufacturer
- Founded: 1968
- Founders: Gordon Moore, Robert Noyce, Arthur Rock
- Number of employees: 85,000
- Headquarters: Santa Clara, California, US

- Client Computing (CCG)
- Data Center and AI (DCAI)
- Network and Edge (NEX)
- ★ Mobileye
- Intel Foundry Services (IFS)



Introduction

AI 시대, 반도체 산업의 대격변: 2030년 전망

자동차 산업의 대전환: 바퀴 달린 컴퓨터

전기차(EV)와 자율주행이 반도체 수요 견인



엔진 유형에 따라 급증하는 전력 반도체 비중



자율주행 레벨 상승 = 반도체 비용 10배 이상 증가




SDV(소프트웨어 정의 차량) 시대의 도래
소프트웨어 업데이트만으로 차량 기능 향상



글로벌 반도체 시장: 1조 달러 시대를 향하여



AI와 자동차가 미래 성장 주도




AI 혁명의 심장: 서버 및 네트워크



생성형 AI, 데이터센터 수요 폭발의 기록세



데이터센터 칩 시장의 절반은 AI 가속기




HBM(고대역폭 메모리), AI 시대의 필수 부품



고성능 GPU 병목 해결



통신 시장, GaN RF 칩으로의 전환 가속



반도체 패권 경쟁: 공급망의 재편


지역별 본업화 심화: 설계는 미국, 제조는 아시아



2030년까지 1.5조 달러 이상의 Fab 투자 골드러시



글로벌 WPI 국가의 이금의 사유



미-중 경쟁이 이끄는 공급망 현지화



Intel's Vision


Being an IDM makes us better at IFS.....and
IFS makes us a better IDM

Using
assets
longer

IDM 1.0



IDM 2.0





Manufacturing

Improved asset utilization
Economies of scale
Leverage R&D investment

IP & Architecture

Broader IP portfolio
Robust PDK and design ease-of-use

Better
Output
from
Assets




Customer Engagement

Co-innovation
Demanding customers requirements

Intel's Vision

Intel Process Technology



Every major transistor innovation in the past 20 years delivered by Intel and we are driving the next with RibbonFet & PowerVia

Intel's Vision


Frontside Power Delivery vs Backside Power Delivery

Frontside Power Delivery

Signal wires and power wires **compete** for the same resources at every metal layer.

Requires aggressive scaling of metal layer pitches:

- High cost
- Higher voltage droop
- Higher RC delay



Backside Power Delivery


Signal wires and power wires are **decoupled** and optimized separately.

Value Proposition

- Higher Performance
- Lower Cost


Risks:

- Yield
- Reliability
- Thermal Dissipation
- Debug Capability



Intel's vision

Intel 4 + PowerVia: Full-stack Cross-sections





Process cross-sections with frontside metals, transistors and backside metals.

Introduction


Potential roadmap extension



Semiconductor Process Flow



New type of Etching





EUV limitation

1. Uncertainty in the pattern
2. Bad line width roughness
3. Scumming at the bottom of open area
4. Large gap between patterns

SAMSUNG


Dielectric material

Metal area



New type of Etching

Ribbon-Beam for Pattern Shape Engineering



- A ribbon beam is extracted from an inductively coupled plasma.
- The beam contains plasma radicals and ions.
- Ions are steered to the desired off-normal angle.
- 1-dimensional scanning ensures uniform processing.
- Wafer is rotated to choose the direction of pattern shaping.

Adjustable beam angle and wafer orientation enable flexible pattern shaping.


In both methods,

1. Doing directional etching
2. The Angle of the wafer and the plasma or ion beam is adjusted to the desired direction.

The difference between two methods,


1. Shape of Beam (Line vs Dot)
2. Scan speed

Gas Cluster Ion Beam



New type of Etching


Pattern Shaping Alternative to EUV Double Patterning: Interconnect Lines



PPACT benefit: delivers the density of EUV double patterning with only one EUV step, simplifying the patterning process flow and optimizing chip area and cost

New type of Etching


Pattern-Shaping Alternative to EUV Double Patterning: Vias



PPACT benefit: delivers high-density elliptical vias with only one EUV step, simplifying the patterning process flow – and optimizing chip power, performance, area and cost

New type of Etching

Pattern-Shaping Process Flow



Pattern shaping replaces one EUV LE process loop, saving design and process complexity, time, energy, materials usage and cost

미국 유학 및 미국 취업


미국 박사 유학 준비: GPA, 논문(있으면 좋고, 좋은 논문 있으면 더 좋고), 영문 서적 / 키프라이머시, The Graduate Record Examination (GRE), A Statement of Purpose, 미국 비자 신청, 비행기 값, 1달치 생활비, 비자

미국 취업 준비: GPA, 논문(있으면 좋고), 인맥, 영문

미국 생활 준비: 비자, 영주권 (회사 서포트 or 논문


미국 생활 장점: 여유로운 삶, 노후를 위한 체계적인 시스템, 덜 치열한 사회 분위기, 어디를 가던 나에게 맞는 새로운 여행지

미국 생활 단점: 부모님, 한국에 대한 그리움, 언어 장벽으로 인한 문제점





미국 유학 및 미국 취업

미국 박사 유학 준비: GPA, 논문(있으면 좋고, 좋은 논문 있으면 더 좋고), 영어 성적 (커트라인 이상), The Graduate Record Examination (GRE), A Statement of Purpose (SOP), 미국 지도 교수 컨택, 원서비, 미국 비자 신청, 비행기 값, 1달치 생활비, 비자



나는 누구인가?





kjung003@ucr.edu


THANK YOU



업무소개

TEL

■ Wafer Process (Front-end) ■ Assembly and Test process (Back-end)



회사소개

Intel Foundry Process Roadmap

Leading and extending process roadmap beyond five nodes in four years (5N4Y) to include new Intel 14A and several node evolutions to address customers' varying requirements.



P = performance improvement, T = through silicon vias for 3D stacking, E = feature extension

2024 and 2027 targets represent planned milestones and expectations


© 2023 Intel Corporation. Intel, the Intel logo, and other marks are trademarks of Intel Corporation or its subsidiaries. Other marks and logos may be trademarks of their respective owners. All product names and other marks are trademarks of their respective owners. Intel, the Intel logo, and other marks are trademarks of Intel Corporation or its subsidiaries. Other marks and logos may be trademarks of their respective owners. All product names and other marks are trademarks of their respective owners.

intel foundry


New type of Etching

Previous approach

SIDE VIEW



TOP VIEW



EUV pattern 1

EUV pattern 2

Final pattern

Semiconductor Roadmap

Potential roadmap extension

